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ABSTRACT 
We consider the problem of energy-efficient on-line scheduling for slice-parallel video 
decoders on multicore systems. We assume that each of the processors are Dynamic Voltage 
Frequency Scaling (DVFS) enabled such that they can independently trade off performance for 
power, while taking the video decoding workload into account. In the past, scheduling and DVFS 
policies in multi-core systems have been formulated heuristically due to the inherent complexity 
of the on-line multicore scheduling problem. The key contribution of this report is that we 
rigorously formulate the problem as a Markov decision process (MDP), which simultaneously 
takes into account the on-line scheduling and per-core DVFS capabilities; the power consumption 
of the processor cores and caches; and the loss tolerant and dynamic nature of the video decoder’s 
traffic. In particular, we model the video traffic using a Direct Acyclic Graph (DAG) to capture 
the precedence constraints among frames in a Group of Pictures (GOP) structure, while also 
accounting for the fact that frames have different display/decoding deadlines and non-
deterministic decoding complexities. 
The objective of the MDP is to minimize long-term power consumption subject to a 
minimum Quality of Service (QoS) constraint related to the decoder’s throughput. Although 
MDPs notoriously suffer from the curse of dimensionality, we show that, with appropriate 
simplifications and approximations, the complexity of the MDP can be mitigated. We implement 
a slice-parallel version of H.264 on a multiprocessor ARM (MPARM) virtual platform simulator, 
which provides cycle-accurate and bus signal-accurate simulation for different processors. We 
use this platform to generate realistic video decoding traces with which we evaluate the proposed 
on-line scheduling algorithm in Matlab. 
1. INTRODUCTION 
High-quality video decoding imposes unprecedented performance requirements on energy-constrained 
mobile devices. To address the competing requirements of high performance and energy-efficiency, embedded 
mobile multimedia device manufactures have recently adopted MPSoC (multiprocessor system-on-chip) 
architectures that support Dynamic Voltage Frequency Scaling (DVFS) and Dynamic Power Management 
(DPM) technologies. DVFS enables dynamic adaption of each processor’s frequency and voltage, and can be 
exploited to reduce power consumption when the maximum frequency of operation is not required to meet the 
deadlines of a certain set of tasks [9]. Meanwhile, DPM enables system components such as processors to be 
dynamically switched on and off, and can be exploited to reduce leakage power consumption when these 
components are not needed [17]. 
Despite improvements in mobile device technology, energy-efficient multicore scheduling for video 
decoding remains a challenging problem for several reasons. First, video decoding applications have intense 
and time-varying stochastic workloads, which have worst-case execution times that are significantly larger 
than the average case. Second, video applications have sophisticated dependency structures due to predictive 
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coding. These dependency structures, which can be modeled as directed acyclic graphs (DAGs), not only 
result in different frames having different priorities, but also make it difficult to balance loads across the cores, 
which is important for energy efficiency [1]. Finally, video applications often have stringent delay constraints, 
but are considered soft real-time applications [21]. In other words, video frames should meet their deadlines, 
but when they do not, the application quality (e.g. decoded video frame rate) is reduced. 
During the last decade, many energy-efficient multicore scheduling algorithms that exploit DVFS and/or 
DPM have been proposed, e.g. [3][4][5][7][8][10][11]. In Table 1, we classify these representative solutions 
based on their utilized optimization horizons, application models, complexity models, scheduling granularities, 
supported power management schemes, and considered sources of energy/power. We note that [3] and [4] are 
specifically designed for video decoding; [7],[8], and [11] use video decoding as an illustrative application; 
and [5] and [10] are not designed for video decoding. 
The Largest Task First with Dynamic Power Management (LTF-DPM) algorithm in [4] assumes that 
frame decoding deadlines are equally spaced in time (e.g. 33 ms apart for 30 frame per second video), and 
therefore does not support video group of pictures (GOP) structures with B frames; moreover, LTF-DPM will 
typically have looser deadline constraints than our proposed algorithm because it assigns groups of frames a 
common “weak” deadline. 
The Scheduling2D and Stochastic Scheduling2D algorithms in [7] and [8], respectively, can be applied to 
video decoding applications, but both consider a periodic directed acyclic graph (DAG) application model that 
requires a “source” and “sink” node in each period, making the algorithms incompatible with GOP structures 
where the last B frame in a GOP depends on the I frame in the next GOP (e.g. an IBPB GOP). 
The Variation Aware Time Budgeting (Var-TB) algorithm in [11] uses a DAG task model and allows for 
arbitrary complexity distributions; however, the author’s propose using a functional partitioning algorithm for 
parallelizing the video decoder (e.g. pipelining decoder subfunctions such as inverse DCT and motion 
compensation on different cores). Functional partitioning is known to be suboptimal because moving data 
between cores requires a lot of memory bandwidth [19].  It is shown in [19] that parallelization approaches 
based on data partitioning (e.g. mapping different frames, slices, or macroblocks to different processors) are 
superior to functional partitioning approaches [19]. 
The Global Earliest Deadline First Online DVFS (GEDF-OLDVFS) algorithm in [10] is inappropriate for 
predictively coded video applications because it assumes that tasks are independent. Finally, the so-called 
SpringS algorithm in [5] uses a task-level software pipelining algorithm called RDAG [6] to transform a 
periodic dependent task graph (expressed as a DAG) into a set of tasks that can be pipelined on parallel 
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processors. Unfortunately, if this technique is applied to video decoding applications, it will require retiming 
delays proportional to the GOP size, which may be arbitrarily large. 
All prior research outlined in Table 1 takes into account processing energy, but does not take into account 
the power consumption of different cache levels in the memory hierarchy. Since multimedia applications are 
data-access dominated [12], read and write accesses to the memory cache contribute significantly to the overall 
energy consumption. 
Table 1. A qualitative comparison to representative related work. 
Method Optimization 
Horizon 
Application 
model 
Complexity 
model 
Scheduling 
granularity 
Supported 
power 
management 
Considered 
sources of 
energy/power 
OPT-MEMS [3] Myopic Periodic real-
time tasks 
Worst-case 
execution time 
Fluid DPM and 
coordinated DVFS 
Processing 
LTF-DPM [4] Finite Periodic real-
time tasks 
Predicted 
computational 
complexity 
Video slice DPM and 
independent 
DVFS 
Processing 
Scheduling2D [7] 
SScheduling2D [8] 
Finite Periodic DAG 
with source and 
sink 
Worst-case 
execution time 
(Average-case 
execution time) 
DAG node (e.g. 
video frame or 
slice) 
DPM and 
independent 
DVFS 
Processing 
VAR-TB [11] Finite DAG Arbitrary 
distribution 
DAG node 
(decoding 
subfunction) 
Independent 
DVFS 
Processing 
GEDF-OLDVFS 
[10] 
Myopic General 
independent 
real-time tasks 
Worst-case 
execution time 
Task DPM and 
independent 
DVFS 
Processing 
SpringS + RDAG 
[5] 
Myopic Periodic DAG 
with source and 
sink 
Known 
computational 
complexity 
DAG node DPM and 
independent 
DVFS 
Processing 
Proposed 
 
Infinite Periodic 
Markov chain 
Exponentially 
distributed 
Video slice Independent 
DVFS 
Processing + data 
access 
Proposed w/ 
coordinated DVS 
Infinite Periodic 
Markov chain 
Exponentially 
distributed 
Video slice Coordinated 
DVFS 
Processing + data 
access 
 
In summary, although many important advancements have been made, there is still no rigorous multicore 
scheduling solution that simultaneously considers per-core DVFS capabilities; dynamic processor assignment; 
the separate power consumption of the processor cores and caches; and loss-tolerant tasks with different 
complexity distributions, DAG dependency structures (i.e. precedence constraints), and stringent, but soft real-
time, constraints. The contributions of this report are as follows: 
• We rigorously formulate the multi-core scheduling problem using a Markov decision process (MDP) that 
considers the abovementioned properties of the multi-core system and video decoding application. The 
MDP enables the system to optimally trade-off long-term power and performance, where the performance 
is measured in terms of a Quality of Service (QoS) metric that is related to the decoder’s throughput. 
• The MDP solution requires complexity that exponentially increases with both the number of processors 
and the number of frames in a short look-ahead window. To mitigate this complexity, we propose a novel 
two-level scheduler. The first-level scheduler determines scheduling and DVFS policies for each frame 
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using frame-level MDPs, which account for the coupling between the optimal policies of parent frames 
and their children’s optimal policies. The first-level acts in discrete time. The second-level scheduler 
decides the final frame-to-processor and frequency-to-processor mappings at run-time, ensuring that 
certain system constraints are satisfied. The second-level also performs slack reclamation [8][10][11] to 
avoid wasting resources when tasks finish before the first-level scheduler’s time quantum is up. 
• We validate the proposed algorithm in Matlab using accurate video decoder trace statistics generated from 
a parallelized H.264 decoder that we implemented on a cycle-accurate MPARM simulator [15]. 
The remainder of the report is organized as follows. We introduce the system and application models in 
Section 2 and formulate the on-line multi-core scheduling problem as an MDP. In Section 3, we propose a 
lower complexity solution by approximating the original MDP problem with a two-level scheduler. In Section 
4, we present our experimental results. We conclude in Section 5. 
2. PROBLEM FORMULATION 
 
Fig. 1. Hardware configuration of our MPARM-based virtual platform. 
We consider the problem of energy-efficient slice-parallel video decoding in a time slotted multicore 
system, where time is divided into slots of (equal) duration t∆  seconds indexed by t ∈  . We assume that 
there are  M  slave processors, which we index by {1, , }j M∈ … , and one master processor as illustrated in 
Fig. 1. Our problem formulation focuses on scheduling slice decoding tasks on the slave cores. We discuss the 
master core in more detail in Section 4. 
In Section 2.1, we describe seven important video data attributes. In Section 2.2, we propose a 
sophisticated Markovian traffic model for characterizing video decoding workloads. Importantly, the proposed 
traffic model accounts for the video data attributes introduced in Section 2.1. In Section 2.3, we use the traffic 
model to reveal several opportunities for parallel execution of slice decoding tasks. In Sections 2.4, 2.5, and 
2.6 we describe the scheduling and frequency actions, the evolution of the video traffic/workload, and the 
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power and Quality of Service (QoS) metrics used in our optimization. In subsection 2.7, we formulate the 
multicore scheduling problem as a Markov decision process (MDP). 
2.1. Video data attributes 
We model the encoded video bitstream as a sequence of compressed data units with different decoding and 
display deadlines, source-coding dependencies, priorities, and decoding complexity distributions. In this 
report, we assume that a data unit corresponds to one video slice, which is a subset of a video frame that can be 
decoded independently of other slices within the same frame.1  
We assume that the video is encoded using a fixed, periodic, GOP structure that contains K  frames and 
lasts a period of T  time slots of duration t∆ . The set of frames within GOP g ∈   is denoted by 
{ }1 2, , ,g g g gKv v vV  …  and the set of all frames is denoted by gg∈V V ∪ . Each frame gkv  is characterized by 
seven attributes: 
1. Type: Frame gkv
 
is an I, P, or B frame.2 We denote the operator extracting the frame type by ( )type gkv . 
2. Number of slices: Frame gkv  is composed of { }max1, ,
g
kvl l∈ …  slices, where gkvl  is assumed to be fixed3 and 
maxl  is the maximum number of slices allowed in any single video frame. The number of slices gkvl  is 
determined by the encoder.  
3. Decoding complexity: Slices belonging to frame gkv
 
have decoding complexity gkvw  cycles. We assume 
that gkvw  is an exponentially distributed i.i.d. random variable conditioned on the frame type with 
expectation ( )type
gg
kk
vvw β  =  
E . The assumption of exponentially distributed complexity is inaccurate; 
however, it is necessary to make the MDP problem formulation tractable. We briefly discuss why we 
                                                     
1
 Because slices within a frame are encoded without exploiting correlations among neighboring slices, there is a trade-off between video rate-distortion 
performance during encoding (which is better for coarser grained slices) and potential parallelization gains during decoding (which are higher for finer 
grained slices). This trade-off has been thoroughly discussed in prior work [13]..The focus of this report is on optimally scheduling slices at the decoder 
side given a bitstream that has already been encoded with slices. 
2
 In a typical hybrid video coder like H.264/AVC or MPEG-2, I, P, and B indicate the type of motion prediction used to exploit temporal correlations 
between video frames. I-frames are compressed independently of the other frames, P-frames are predicted from previous frames, and B-frames are 
predicted from previous and future frames. 
3
 For simplicity of exposition, we assume that the bitstream is pre-encoded and that it was encoded using a fixed number of slices per frame. However, 
our framework can be adapted to account for an encoder that uses a variable number of slices per frame (e.g. by generating slices of approximately equal 
computational complexity [13] or equal size in bits). If the video has been pre-encoded, then we can assume that 
g
kvl
 
is known. Alternatively, if the 
encoded bitstream is generated in real-time (as in a video conferencing application), then, at the decoder, we can model 
g
kvl
 
as an i.i.d. random variable 
conditioned on the frame type (i.e. type( )gkv ) or position of the frame in the GOP (i.e. k ). 
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make this assumption in Section 2.4 and its consequences in Section 3.3, and provide further details in 
Appendix A.  
4. Arrival time: gkvt  denotes the earliest time slot in which gkv  can be decoded (i.e., its arrival time at the 
scheduler). 
5. Display deadline: ,dispgkvd  denotes the final time slot in which gkv
 
must be decoded so that it can be 
displayed. 
6. Decoding deadline: ,decgkvd  denotes the final time slot in which gkv  must be decoded so that frames that 
depend on it can be decoded before their display deadline. Note that ,dec ,dispg gk kv vd d≤ . 
7. Dependency: The frames must be decoded in decoding order, which is dictated by the dependencies 
introduced by predictive coding (e.g., motion-compensation). In general, the dependencies among frames 
can be described by a directed acyclic graph (DAG), denoted by ,DAG V E , with the nodes in V  
representing frames and the edges in E  representing the dependencies among frames. We use the notation 
g g
kk
v v
′
′ ≺  to indicate that frame gkv  depends on frame 
g
k
v
′
′  (i.e., there exists a path directed from gkv ′′  to gkv ) 
and therefore gkv
 
cannot be decoded until  g
k
v
′
′  is decoded.
4
 We write ( ),g gkkv v′′ ∈ E  if there is a directed arc 
emanating from frame g
k
v
′
′  and terminating at frame gkv , indicating that 
g
k
v
′
′  is an immediate parent of gkv . 
These attributes are important because they determine which slices can be decoded, how long they will take to 
decode, when they need to be decoded, and what the penalty is for not decoding them on time. In the next 
subsection, we propose a Markovian traffic model that captures the above attributes in a structured manner, 
enabling us to rigorously formulate the multicore scheduling problem as an MDP.  
2.2. Markovian Traffic Model 
We define a traffic state ( ), ,tt tt= x rT C  to represent the video data that can potentially be decoded in 
time slot t . This traffic state comprises three components defined in the following paragraphs: the current 
frame set t ⊂C V , the buffer state tx , and the dependency state tr .  
In time slot t , we assume that the set of frames whose deadlines are within the scheduling time window 
(STW) , tt t W +   can be decoded. We define current frame set as all the frames within the STW, i.e. 
                                                     
4
 Note that frames in GOP 1g +  do not depend on frames in GOP g ; however, frames in GOP g  can depend on frames in GOP 1g +  (e.g. the 
last B frames in GOP g  may depend on the I frame in GOP 1g + ). 
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{ }{ }| , 1, ,t tvv d t t t W= ∈ ∈ + +C V … . Because the GOP structure is fixed and periodic, tC  is periodic with 
some period T . Frame v ’s arrival time vt , display deadline ,dispvd , and decoding deadline ,decvd  are fully 
determined by the periodic GOP structure. Specifically, it turns out that { }min |v tt t v ∈ C , 
{ },disp max |v td t v ∈ C , and ( ){ },dec ,dispmin | ,uvd d uv ∈ E . In words, a frame’s arrival time (respectively, 
display deadline) is the first (respectively, last) time slot in which it appears in the current frame set, and a 
frame’s decoding deadline is the minimum display deadline of its children.  Note that the distinction between 
display and decoding deadlines is important because, even if a frame’s decoding deadline is missed, which 
renders its children undecodable, it is still possible to decode the frame before its display deadline. Fig. 2 
illustrates how the current frame sets are defined for a simple IBPB GOP structure and Table 2 tabulates the 
decoding and display deadlines for the same GOP structure. The following example illustrates one way to 
define the current frame sets for the GOP structure in Fig. 2. 
 
Fig. 2. Illustrative DAG dependencies for an IBPB GOP structure that contains 4K =  frames and lasts a period 
of 4T =  time slots of duration 1 / 30t∆ =
 
seconds. 
 
Table 2. Decoding and display deadlines for the GOP structure in Fig. 2. 
 
1
gv
 
(I) 
2
gv
 
(B) 
3
gv
 
(P) 
4
gv
 
(B) 
1
1
gv +
 
(I) 
1
2
gv +
 
(B) 
1
3
gv +
 
(P) 
1
4
gv +
 
(B) 
Decoding 
Deadline t t+1 t+1 t+3 t+3 t+5 t+5 t+7 
Display 
Deadline t t+1 t+2 t+3 t+4 t+5 t+6 t+7 
 
Example 1: Current frame sets: Let 2 2t tW W += =  and 1 3 3t tW W+ += = . Using the GOP structure in 
Fig. 2, and a time slot duration of 1 / 30t∆ =  s, the current frame sets defined by these scheduling time 
windows
 
are { }1 2 3, ,g g gt v v v=C , { }11 2 3 4 1, , ,g g g gt v v v v ++ =C , { }12 3 4 1, ,g g gt v v v ++ =C  , { }1 1 13 4 1 2 3, , ,g g g gt v v v v+ + ++ =C  , 
and { }1 1 14 1 2 3, ,g g gt v v v+ + ++ =C . Notice that the GOP structure is periodic with period  4T =  such that the 
1
gv
2
gv
3
gv
4
gv
1
1
gv +
1
2
gv +
1
3
gv +
1
4
gv +
2
1
gv +
, tt t W + 
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current frame sets tC and t T+C  contain frames in the same position of the GOP with the same underlying 
dependency structure. 
We define the buffer state ( )|vt t tx v= ∈x C , where vtx  denotes the number of slices of frame v  awaiting 
decoding at time t . By definition, vvtx l≤ , where vl  is the total number of slices belonging to frame v . Fig. 3 
illustrates the definition of the buffer state. Finally, the dependency state ( )|vt t tr v ∈r C  defines whether or 
not each frame in the current frame set is decodable in time slot t . In particular,
 
v
tr  is a binary variable that 
takes value 1 if all of frame v ’s dependencies are satisfied, i.e. if , 0u tx =  for all u v≺  , and takes value 0 
otherwise. We describe how the current frame set, buffer state, and dependency state evolve from time slot to 
time slot in Section 2.5. 
 
Fig. 3. Buffer state for the current frame set { }1 2 3, ,g g gt v v v=C . kx  denotes the number of slices belonging to frame 
g
k tv ∈ C . The slice boundaries are shown as dotted lines in each frame. 
2.3. Opportunities for parallelism 
Given the current frame sets illustrated in Example 1 and the GOP structure in Fig. 2, the following 
example identifies four opportunities for parallelism. 
Example 2: Opportunities for parallelism:  
1. Slices from the same frame can be decoded in parallel;  
2. Slices belonging to I and P frames at the GOP boundary (e.g. ,3i gv  and , 11i gv +  in Fig. 2) can be decoded in 
parallel after their dependencies are satisfied;  
3. Slices belonging to certain B and I frames (e.g. 2gv  and 11gv +
 
in Fig. 2) and certain B and P frames (e.g. 
4
gv
 and 13gv +
 
in Fig. 2) can be decoded in parallel after their dependencies are satisfied. 
1
gv
2
gv
3
gv
,
t
t t W + 
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4. Slices belonging to two different B frames (e.g. ,2i gv  and 4gv  in Fig. 2) can be decoded in parallel after 
their dependencies are satisfied. 
The goal in the proposed framework is to optimally and dynamically map slices to processors, and adapt 
the processors’ frequencies, in order to minimize average system power consumption subject to a minimum 
average slice decoding rate. This optimization is made more formal in section 2.7; however, before we can 
formalize the optimization, we need to define the scheduling and frequency actions, model the evolution of the 
video traffic/workload over time, and define the power and QoS metrics used in our optimization.  
2.4. Scheduling actions and processor frequencies  
Let { }0,1jvty ∈ =Y  denote the number of slices belonging to frame v  that are scheduled on processor j  
at time t . For notational convenience, we define 
jt v
jv
ty
 =   Y  , { }( )| 1, ,
T
v jv
t ty j M∈ …y  , and 
( )|j jvt t ty v= ∈y C . There are three important constraints on the scheduling actions jvty  for all { }1, ,j M∈ …  
and tv ∈ C : 
• Buffer constraint: 
1
M jv v
t tj
y x
=
≤∑ . In words, the total number of scheduled slices belonging to frame v  
cannot exceed the number of slices in frame v ’s buffer in time slot t . 
• Processor constraint: 1
t
jv
tv
y
∈
≤∑ C . In words, no more than one slice can be scheduled on processor j  in 
time slot t . 
• Dependency constraint: If 0vtr = , then 1 0
M jv
tj
y
=
=∑ . In words, all of the v th frame’s dependencies 
must be satisfied before slices belonging to it
 
are scheduled to be decoded. 
We assume that each processor can operate at a different frequency in each time slot to trade-off 
processing energy and delay. Let ( )1 2, , , M Mt t t tf f f ∈f F …  denote the frequency vector, where jtf ∈ F  is the 
speed of the  j th processor in time slot  t  and F  is the set of available operating frequencies. Recall from 
Section 2.1 that slices belonging to frame v  have decoding complexity vw  cycles, where vw  is assumed to be 
exponentially distributed with mean ( )type vvw β  =  E . Consequently, slices belonging to frame v  and 
processed at speed jtf ∈ F
 
have service time /v v jtw fτ = , where vτ  is exponentially distributed with mean 
( )type /| vv jjt tf fτ β
  =  E . Due to the memoryless property of the exponential distribution, if a slice belonging 
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to frame v  is scheduled on processor j  at time t , then it will finish decoding in time slot t  (i.e. in t∆  
seconds) with probability ( ) ( )type1 exp
v
v
j
j t
t t
f
f
β
θ
  = − −   
∆ , regardless of the number of times it was previously 
scheduled. In other words, if a slice takes multiple time slots to decode, then the memoryless property implies 
that it is not necessary to know the number of cycles that were spent decoding the slice in past time slots to 
predict the distribution of remaining cycles. Hence, assuming exponentially distributed service times greatly 
reduces the number of states required in our Markovian traffic model (see Appendix A for more details). This 
is (implicitly) why a lot of prior research on power management using MDPs assumes exponential service 
times (e.g. [17] [18]). 
We note that, if a slice finishes decoding before the time quantum is up, then we start decoding another 
slice (from the same frame) during the “slack” time, which is the time between the beginning of the next time 
quantum and the time that the originally scheduled slice finished decoding. We discuss this in more detail in 
Section 3.2. 
2.5. State evolution and system dynamics 
To fully characterize the video traffic, we need to understand how the traffic state 
 
( ), ,tt tt= x rT C , 
comprising the current frame set tC , the buffer state tx , and the dependency state tr , evolves over time. 
The transition of the current frame set from tC  to 1t+C  is independent of the scheduling action; in fact, as 
illustrated in Fig. 2, it is deterministic and periodic for a fixed GOP structure, and therefore the sequence of 
current frame sets { }|t t ∈C   can be modeled as a deterministic Markov chain. 
Unlike the current frame set transition, the transition of the buffer state from vtx  to 1vtx +  depends on the 
scheduling action and processor frequency. Let ( ),jv jv j jvt t t tz z f y=  denote the number of slices belonging to 
frame v  that finish decoding on processor j  at time t . Note that jv jvt tz y≤ . For notational convenience, we 
define 
jt v
jv
tz
 =   Z , { }( )| 1, ,
T
v jv
t tz j M∈ …=z , and ( )|j jvt t tz v= ∈z C . Let ( )| ,jv j jvz t t tp z f y  denote the 
probability that jvtz  slices are decoded on processor j  in time slot t  given the frequency jtf  and scheduling 
action jvty : that is, 
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 ( )
( )
( )
1 and 1 
1 and 0
| ,
0 a
,
1 ,
nd 0
other
1,
0 wi e, s
jv jv
t t
jv jv
t tjv j jv
t t t jv jv
v j
t
t
t
v j
z
t
f y z
y z
p z y
y
f
f
z
θ
θ

=
−= 
=
= =
= =
 
Before we can write the buffer recursion governing the transition from vtx  to 1vtx + , we need to define a 
partition of the current frame set 1t+C . The partition divides 1t+C  into two sets: a set of frames that persist from 
time t  to 1t +  because they have display deadlines ,dispvd t> , i.e., 1t t+∩C C ; and, a set of newly arrived 
frames with arrival times 1vt t= + , i.e., 1 1 1\t tt tt+ + +− ∩C C C C C . Based on this partition, 1tvx +  can be 
determined from vtx  and 1
M jv
tj
z
=∑  as follows 
 
1 1
1
1
, if 
if \, .
t
Mv jv
tv j t t
t v
t t
x z
x
v
l v
+
+
+
=
 − ∈ ∩=  ∈
∑ C C
C C
 
(1) 
The sequence of buffer states { }|tvx t ∈   can be modeled as a controlled Markov chain. Note that the buffer 
state for frame v , i.e. vtx , is only defined for ,disp,v vdt t∈    . We will refer to this range of times as the lifetime 
of frame v . 
The transition of the dependency state from vtr  to 1vtr +  for 1t tv +∩∈ C C  can be determined as follows: 
 
( )
1
1
1, if 0 for all  such that ,
1, i
ot
f
herwise.
 1
0,
M ju
t tj
v v
t t
u
tx z u u v
r r
=
+
− ∈ =
∈
= =
∑ C E
 (2) 
The first line in (2) states that frame v  can be decoded in time slot 1t +  if all of its parents are completely 
decoded at the end of time slot t . The second line in (2) states that if frame v  can be decoded in time slot t  
then it can also be decoded in time slot 1t + . Meanwhile, the initial value of dependency state 1vtr +  for 
1\t tv +∈ C C   can be determined as follows: 
 
( )
1
1, if 0 for all  such that ,
0, otherwise
u u
t tv
t
tx u u vzr +
− ∈ == 
∈

C E
 (3) 
It follows from (2) that the sequence of dependency states { }|vtr t ∈   can be modeled as a controlled 
Markov chain. Note that, similar to the buffer state, the dependency state is only defined for the lifetime 
,disp,v vdt t∈    . Note that (2) and (3) imply that, if frame v  is an I frame, then , 1v tr =  for the frame’s entire 
lifetime. 
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Because the individual components of the traffic state ( ), ,i i i it t t tx rT C
 
evolve as controlled Markov 
chains, the sequence of traffic states { | }t t ∈T 
 
can be modeled as a controlled Markov chain. 
2.6. Power cost and slice decoding rate 
The power-frequency function ( )jtfρ  maps the  j th processor's speed  ft
j
 to its expected power 
consumption (watts). We assume that the power-frequency function is a strictly convex and increasing 
function of the frequency  f  and that it is the same for each processor. We also consider the expected power 
consumed by the instruction, data, and L2 cache using a function ( )( ), , typej jvt tf y vσ , which maps the  j th 
processor's speed 
 
f
t
j
 , the scheduling action jvty , and frame type ( )type v  to power consumption (watts). Thus, 
the total expected power consumed by processor  j  (and the associated accesses to the various caches) at time 
 t  can be written as  
 ( ) ( ) ( )( ), , , typ, e
t
j j j j jv
t t t t tvt
P f f f y vρ σ
∈
= +∑y CC  (watts). (4) 
Note that different frame types require different cache access patterns so the cache access power depends on 
the frame type (i.e. ( )( ), , typej jvt tf y vσ
 
depends on ( )type v ). In Section 0, we describe how we populate  (4) 
by profiling an H.264 video decoder on our MPARM simulation platform. 
We consider the following QoS metric in each time slot t : 
 ( )( ) ( ), , type | ,
jv jv
t t
j jv jv j jv
z
jv
t t t t t t
z y
Q f y v p z f y z
≤
= ∑ , (5) 
This QoS metric is simply the expected number of slices belonging to frame v  that will be decoded on 
processor j  in time slot t . We will refer to (5) as the slice decoding rate for frame v  on processor j . For 
notational simplicity, in the remainder of the report, we will omit the functional dependence of (4) and (5) on 
( )type v . 
2.7. Markov decision process formulation 
In this subsection, we formulate the problem of energy-efficient slice-parallel video decoding on M  
processors. In each time slot  t , the objective is to determine the scheduling action jvty , for all { }1,2 ,,j M∈ …  
and tv ∈ C , and the frequency vector tf , in order to minimize the total average power consumption subject to a 
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constraint on the average slice decoding rate. The total discounted5 average power consumption and slice 
decoding rate can be expressed as 
 
( )
0 1
, ,
M
t j j
t t
t j
t
P P fγ
∞
= =
 
 =  
  
∑∑E yC , and (6) 
 
( )
0 1
,
t
M
t j jv
t t
t j v
Q Q f yγ
∞
= = ∈
 
 =  
  
∑∑∑E
C
, (7) 
respectively, where 
 
γ ∈ 0,1 ) is the discount factor, and the expectation is over the sequences of traffic states 
{ | }t t ∈T  . Stated more formally, the optimization objective and constraints are as follows: 
 { }
,
1
 
1
,
min
:
Slice decoding rate constraint:
Buffer constraint: ,  ,  
Processor constraint: 1,  ,  
Dependency constraint: if 0, th
, ,
 
1
en 0
t t
t
t
M jv v
t tj
jv
tv
Mv jv
t tj
t
P
Q
y x v t
y tj M
r y
η
∀
=
∈
=
∈
≥
∀ ∈ ∀≤
≤
∈
∀ ∈ … ∀ ∈
= =
∑
∑
∑
f Y
Subject to
C
C



,  ,  tv t∀ ∈ ∀ ∈C 
 (8) 
where η  is the discounted slice decoding rate constraint. Note that it is a trivial extension to maximize the 
average slice decoding rate under an average power constraint. 
The constrained optimization defined in (8) can be formulated as an unconstrained MDP by introducing a 
Lagrange multiplier λ +∈   associated with the slice decoding rate constraint. Note that the buffer, processor, 
and dependency constraints defined in (8) must still hold in every time slot, however, for notational simplicity, 
we will omit them from our exposition in the remainder of the report. We can define the Lagrangian cost 
function: 
 ( ) ( ) ( )
1 1
, , , ,,
t
M M
j j t j jv
t t t t t t
j j v
t tc P f Q f yλ ηλ γ
= = ∈
  = − −    
∑ ∑∑f Y y
C
C C , (9) 
For a fixed λ , in each time slot t , the unconstrained problem’s objective is to determine the frequency 
vector tf  and scheduling matrix tY  in order to minimize the average Lagrangian cost. The discounted average 
Lagrangian cost can be expressed as 
 ( )
, , 
0
min , ,
t t
t
t
t
t
t
tL cλλ γ
∞
=∀ ∈
 
 
 
 
=

∑
f Y
E f YC

 (10) 
                                                     
5
 In this report, for mathematical convenience, we use discounted averages instead of conventional averages; however, the problem can be formulated 
using non-discounted averages. We refer the interested reader to [17] for an intuitive justification for using discounted averages. 
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Letting ( ), ,|p ′ f YT T  denote the traffic state transition probability function, the problem of minimizing (10) 
can be mapped to the following dynamic programming equation: 
 ( ) ( ) ( ) ( )
,
min , , ,| ,V c p Vλ λ λγ
∗ ∗
′
   = + ′ ′    
∑
f Y
f Y f Y
T
T C T T T , (11) 
which can be solved using the well-known value iteration algorithm [14] as follows: 
 ( ) ( ) ( ) ( )1, ,
, 
|min , , , ,n n
x
V c p Vλ λ λγ
′
+
   = +   
′
 
′∑
f Y
f Y f YT T T T T
 (12) 
where n  is the iteration index, ( )0,V λ T  is initialized to 0 for all T , and ( ),nV λ T  approaches ( )Vλ∗ T  as 
n → ∞  [14].  
3. LOW COMPLEXITY SOLUTION 
Unfortunately, solving (12) directly is a computationally intractable problem for two reasons. First, the 
number of traffic states exponentially increases with the number of frames in the current frame set.  Second, 
the action-space exponentially increases with the number of processors M  because M∈f F  and, accounting 
for the processor constraint defined in Section 2.4 and the fact that all processors are homogeneous6, we have 
to consider at most { }2 0,1 MM =  scheduling actions Y .  The following examples demonstrate the explosion 
of the state and action spaces. 
Example 3: Exponential growth of the state space: Consider a decoding workload 1D  with the GOP 
structure in Fig. 2 and the four current frame sets listed in Example 1. Assume that there are 1 4l =  slices per 
frame. For this workload, there are 3 42 4 2 4 640⋅ + ⋅ =  potential traffic states (because there are two current 
frame sets with 3 frames and two with 4 frames). Now, consider a decoding workload 2D  with the same GOP 
structure and current frame sets, but with 2 8l =  slices per frame. For this workload, there are 
3 42 8 2 8 9216⋅ + ⋅ =  potential traffic states. 
Example 4: Exponential growth of the action space: Consider a system 1S  with 1 4M =  processors 
and 1 4=F  frequencies available for each processor. This system has 44 256=  possible frequency 
configurations and 42 16=  possible scheduling actions, for a total of 4 4 124 2 2× =  actions. Now, consider a 
                                                     
6
 The homogeneity assumption means that all processors have the same cost function and the same set of available operating frequencies. It implies that 
the MDP only needs to determine whether or not a slice is scheduled, and then slices can be greedily assigned to processors. Since at most M  slices 
can be scheduled in each time slot (i.e. one slice per processor), this implies that Y  reduces to M  binary decisions that must be made jointly. 
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system 2S  with 2 8M =  processors and 2 4=F  frequencies available for each processor. This system has 
18 64 2=  possible frequency configurations and 82  possible scheduling actions, for a total of 8 8 244 2 2× =  
actions. 
Clearly, the reason for the exponential growth in the state space (respectively, action space) is that the 
optimization simultaneously considers the states (respectively, scheduling actions and processor frequencies) 
of multiple frames. However, carefully studying the optimization objective and constraints defined in (8), it is 
clear that the only reason these need to be optimized jointly is the processor constraint, which ensures that only 
one slice is assigned to each processor in each time slot. Motivated by this weak coupling among tasks, we 
propose a two-level scheduler to approximately solve (8): The first-level scheduler determines the optimal 
scheduling actions and processor frequencies for each frame under the assumption that each frame has 
exclusive access to the M processors. Given the results of the first-level scheduler, the second-level scheduler 
determines the final slice-to-processor and frequency-to-processor mappings.  
3.1. First-level scheduler 
The first-level scheduler computes a value function ( ), ,v v vV x rC  for every frame in a GOP. This value 
function only depends on the current frame set, the frame’s buffer state vx , and the frame’s dependency state 
vr . Note that the current frame set indicates the remaining lifetime of a frame and describes the connections to 
its parents and children. Hence, the current frame state will have a significant impact on the optimal 
scheduling and DVFS decisions for the frame. To account for the dependencies among frames, we define the 
v th frame’s value function ( ), ,v v vV x rC  in such a way that it includes the values of its children. In this way, 
frames with many children (e.g. I frames) can account for how their scheduling and frequency decisions 
impact the future performance of their children. We describe the first-level scheduler in more detail in the 
remainder of this section. 
3.1.1. Frame-level value iteration 
The first-level scheduler performs the frame-level value iteration algorithm illustrated in Table 3 to 
compute the optimal value functions { }, :v gV v∗ ∈ V . Similar to the conventional value iteration algorithm 
[14], the proposed frame-level value iteration algorithm iteratively updates the value functions for every state 
until a stopping condition is met. However, unlike the conventional value iteration algorithm, the proposed 
algorithm has multiple coupled value functions that need to be updated. Note that the coupling exists because 
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the value of a frame depends on the values of its children. Due to this coupling, the form of the value function 
update (lines 5-9 in Table 3) is different from the conventional value iteration algorithm. 
If it is not possible to make any decisions for a frame in the current traffic state, then we set the frame’s 
value to 0 in that state. Hence, if a frame is not in the current frame set  (i.e. v ∉ C ), does not have its 
dependencies satisfied (i.e. 0vr = ), or is in the current frame set, but is already fully decoded (i.e. v ∈ C  and 
0vx = ), then we set the frame’s value to 0 (line 8 in Table 3). The more interesting case is when the frame is 
in the current frame set, still has undecoded slices, and has its dependencies satisfied (i.e. v ∈ C , 0vx > , and 
1vr = ). In this case, the value function update comprises four distinct terms: the power consumed by each 
processor in the current state; the expected slice decoding rate on each processor in the current state; the 
expected future value of frame v ; and the sum of the expected future values of the v th frame’s children. Note 
that the expected future value of frame v , i.e. ( )1: ,, 1, , vnv v M vV x rλγ −′ ′zC , is 0 if v ∉ ′C ; and, the sum of the 
expected future values of the children’s frames, i.e. ( )
, 1
,
:  
, ,
u
u u u
u
n
v u r
V l rλγ
∈ ′ ′=
′ ′ ′∑
C
C
≺
 , is 0 if 1: ,
1
v M vx − z  is not 0 
(because 1: ,
1
v M vx − z  must be 0 for vr ′  to be 1). In other words, the parent frame’s value function is coupled 
with the children’s value functions only if the parent frame gets fully decoded. 
The following example illustrates the reduction in state-space size achieved by applying the frame-level 
value iteration algorithm. 
Example 5: Reduction in state space size: Consider a decoding workload 1D  with the GOP structure in 
Fig. 2 and the four current frame sets listed in Example 1. Assume that there are 1 4l =  slices per frame. For 
this workload, the I and P frame each require 4 4 2 32⋅ ⋅ =  states because they are in all four current frames 
sets. Meanwhile, the B frames require 3 4 2 24⋅ ⋅ =  states because they are in only three of the current frame 
sets. Now, consider a decoding workload 2D  with the same GOP structure and current frame sets, but with 
2 8l =  slices per frame. For this workload, there are 4 8 2 64⋅ ⋅ =  states for the I and P frames and 
3 88 2 4⋅ ⋅ =  states for each B frame.  
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Table 3. Frame-level value iteration algorithm performed by the first-level scheduler. 
1. Initialize:
 
( )0, , 0, vv vxV rλ =C  for all gv ∈ V, C , { }0, ,v vlx ∈ … , and { }0,1vr ∈  
2. Repeat 
3. 
 0∆ ←  
4.  For each gv ∈ V, C , { }0, ,v vlx ∈ … , and { }0,1vr ∈  
5. If v ∈ C , 0
vx > , and 1vr =  (i.e. frame v  is in the current frame set, still has undecoded slices, 
and has its dependencies satisfied) 
6.  
( )
( ) ( ) ( )
( )
( )
( )
1
1
: ,
: , 1: ,
1: ,
1: ,
1
1
1
1,
1
,
,
,
:
,
, ,
,min
|
,
,
,, ,
M v M v
vM
u
M v
v v v
jv jv jv jv
v v M v v
M
jv jv u u u
z
n
M
jv
j
n
r
jv
j u
n
v u
V x r
f f y Q f y
V x r
f y lp Vz r
λ
λ
λ
ρ λ
γ
σ
+
=
= ∈ ′≤
′=
 
  
 ′ ′
=
    + −
 
 
 ′ ′ ′
 
 
 
     − +       
∑
∑
∏ ∑
f y
z y
z
C
C
C
C
≺ 
 (13) 
7.   Else 
8.    ( )1, , , 0vnv vV x rλ+ =C  
9   End 
10.  End 
11.  ( ) ( )( )1, ,max , , ,, ,v vn nv v v vV x r V rxλ λ+ −∆ ← ∆ C C  
12.  1n n← +  
13. Until ∆ < ε  (a small positive number) 
14. Output: { }, :v gV v∗ ∈ V  
 
3.1.2. Decomposing the monolithic frame-level value iteration update 
The frame-level value iterations allow us to eliminate the exponential growth of the state space with 
respect to the number of frames in the current frame set, but we still have to address the fact that the 
optimization in (13) (Line 6 of Table 3) requires a search over an exponential number of scheduling and 
frequency vectors. In this subsection, we discuss how to decompose the monolithic update defined in (13) into 
M  stages (hereafter, sub-value iterations), each corresponding to a local scheduling problem on a single 
processor. These M  sub-value iterations can be performed iteratively, using the output of the j th processor’s 
sub-value iteration as the input to the ( )1j − st processor’s sub-value iteration. Importantly, decomposing the 
monolithic update into M
 
sub-value iterations significantly reduces the computational complexity of the 
update. The decomposition is illustrated in Fig. 4 and described in detail in the remainder of this subsection. In 
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Appendix B, we discuss the complexity of the frame-level value iteration algorithm with decomposed value 
iteration update. 
Let 1: ,j vf , 1: ,j vy , and 1: ,j vz , for 1 Mj< ≤ , be vectors denoting the frequencies, scheduling actions, and 
number of decoded slices for frame v  on processors 1 through j . Let 1:
1
1
,j v
j
i
ivz
=
=∑z  denote the 1 -norm of 
the vector 1: ,j vz . Let ( ) ( ) ( )1: ,1: , 1: ,
1: , 1: ,
|
,
,
1: , 1:
1
| ,j v j
j
j v v
j v v
j
j v iv iv iv
z
j v
i
p z f yg g
=≤
   =      ∏∑y
y
z f
z
E z z
 be shorthand for taking the 
expectation of a function ( )1: ,j vg z  with respect to the distribution of decoded slices on processors 1 through j . 
Equipped with this new notation, we derive the sub-value iterations from (13). 
Notice that, in (13), ( ) ( ) ( ), ,Mv Mv M v Mvv Mf f y Q f yλρ σ+ −  is independent of 1: 1,M v−z , and the expression 
( )
1: 1, 1: 1,
1
1
| ,
M v M v
M
jv jv jv
j
zp z f y
− −
−
=≤
∏∑
yz
 sums to 1. Hence, we can rewrite (13) as follows:  
( )
( ) ( ) ( )
( ) ( ) ( )
( ) ( )
1: 1, 1: 1, 1 1: 1,1 ,
1: 1,
:
1
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1
,
1
1
| ,
, ,|
1
,
:
,
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, ,
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, ,
,
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Mv Mv
Mv
v
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v v v
iv iv iv i
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M
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Mv
f
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v
Mv Mv Mv Mv
v v M v v u u u
y
u
z
u
f
y v
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V x r
f f y Q f y
f f y Q f y
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λ
λ λ
ρ σ
ρ
λ
λ
γ
σ
− − − −
−
+
∈ ′
′
−
=
=
=
+ −
+ −
− +
  +  
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

 ′ ′ ′ ′ ′

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∑f z fy y
E
zE
C
C
C C
≺
( )11,, : 1, 1,  | , v v v
v
n
MMV x rλ
−−



 
 
 
                                           

zC
																																		
																																		
(14) 
The inner minimization in (14) is the M th processor’s sub-value iteration, the result of which we denote by 
( )1
1,
: 1,1, , |,M v
n
v v M vV x rλ
− −zC . 
Sub-value iteration at processor M : 
 
( )
( ) ( ) ( )
( ) ( )
1,
,
, , ,|
1: 1,
1
1
,
: 1,
1
: , 1
, |
, ,
min
,
,
,, ,Mv Mv Mv MvMv
u
M v
n
Mv
v v M v
Mv Mv Mv Mv
v v M v Mv v u u u
y
f y
n nz
u r
f
uv
V x r
f f y Q f y
V x z r V l r
λ
λ λ
λ
γ
ρ σ
−
−
∈ ′ ′
−
=
+
 
 ′ ′ ′ ′ ′ 

=
  + −     − − +      
∑
z
zE
C
C
C C
≺
 (15) 
The M th processor’s sub-value iteration estimates the value of being in traffic state ( ), ,vv vx r=T C  
conditioned on processors 1 through 1M −  successfully decoding { }1: 1
1
0,1, , 1M M− ∈ … −z  slices. This 
value is calculated as the sum of (i) the immediate cost incurred by processor M  for processing slices 
belonging to frame v , i.e. ( ) ( ) ( ), ,Mv Mv M v Mvv Mf f y Q f yλρ σ+ − , (ii) the expected discounted future value of 
frame v  transitioning to state ( )1: 1,
1
,, v Mv v Mv vx z r−′ = − −′ ′zT C , i.e. 
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( ),| 1: 1, , 1, ,MvMv Mv v v M vn v Mz vf y V x z rλγ −− − ′ ′  zE C ,  and (iii) the expected discounted future value of the v th 
frame’s children, i.e. ( ),|
: ,
,
 1
, ,MvMv Mv
u
n
u u u
y
u u r
z f
v
V l rλγ
∈ ′ ′=
 
 ′ ′ ′ 
  
∑E
C
C
≺
. The output of the M th processor’s sub-value 
iteration, i.e. 
 ( ) { } { }{ }1, 1: 1, 1:, 1,1 1, |, 0, , , 0,1, ,: 1v v M v v v M vM vnV x l Mr xλ −− −∈ … ∈ … −z zC , 
is used as input to the ( )1M − st processor’s sub-value iteration derived below. These outputs are represented 
by the rightmost nodes in Fig. 4. 
To derive the sub-value iterations at processors { }2, , 1Mj ∈ … − , we first observe that 
( ) ( ) ( )1, 1, 1, 1, 1,, ,M v M v M v M vv Mf f y Q f yρ σ λ− − − − −+ −  is independent of 1: 2,M v−z  and that the expression 
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 sums to 1. Hence, similar to how we obtained (14) from (13), we can rewrite 
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 (16) 
The inner minimization in (16) is the ( )1M − st processor’s sub-problem, the result of which we denote by 
( )1
1,
: 2,2, , |,M v
n
v v M vV x rλ
− −zC . Repeating this process, we obtain the sub-value iterations for processors 
2, , 1M… − : 
Sub-value iteration at processors { }, 12, Mj ∈ … − : 
 ( ) ( ) ( ) ( )( )
1: 1,
1: 1, 1: ,1
1
1,
, ,
, 
| 1,,
, ,
, | m,
,
in .
, |jv jv jv j jv v
v
j v
n j v
f y
nz f
jv jv jv jv j
v v j v
v j v jv v j v
y
f f y Q f y
V x r
V x z r
λ
λ
σ λρ
−
−
−
  + −  =   − − 
+
 
    
z
E z z
C
C
 (17) 
The j th processor’s sub-value iteration estimates the value of being in traffic state ( ), ,vv vx r=T C  
conditioned on processors 1 through 1j −  successfully decoding { }1: 1,
1
0,1, , 1j v j− ∈ … −z  slices. This value 
is calculated as the sum of the immediate cost incurred by processor j , i.e. ( ) ( ) ( ), ,jv jv j v vv j jf f y Q f yλρ σ+ −
, and an expectation over the value calculated by the ( )1j + st processor’s sub-value iteration, i.e. 
( )1: 1, 1: ,
1 1
,
,| ,
, , |jv j jvv
v j v jv vj v
nz f
j v
y
V x z rλ
− 
 − 
−

E z zC . The output of the j th processor’s sub-value iteration, i.e. 
 ( ) { } { }{ }1, 1: 1, 1:, 1,1 1, |, 0, , , 0,1, ,: 1v v j v v v j vj vnV x l jr xλ −− −∈ … ∈ … −z zC , 
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is used as input to the ( )1j − st processor’s sub-value iteration. These outputs are represented by the nodes in 
columns { }2, , 1Mj ∈ … −  in Fig. 4. 
Finally, using the same arguments as above, the sub-value iteration at processor 1j =  is defined as 
follows: 
Sub-value iteration at processor 1: 
( ) ( ) ( ) ( ) ( ){ }1 1
1 1
1
1 11 1 1 11,
1, ,| ,
, 
1, min , ,, , , |v v
v v
v
v v vv v v v v v v v v
n nz f
f
v
y
y
V x r f f y Q f y V x z r zλ λρ λσ+
 += + − −  EC C .(18) 
The output of the first processor’s sub-value iteration includes (i) the immediate power costs incurred by all 
processors, (ii) the slice decoding rate of all processors, (iii) the expected discounted future value of frame v , 
and (iv) the expected future discounted value of frame v ’s children. The output of the first processor’s sub-
value iteration during iteration n , i.e. 
 ( ) { }{ }1, , , : 0, ,v v v vvnV x r lxλ+ ∈ …C , 
is used as input to the M th processor’s sub-value iteration during iteration 1n + . These outputs are 
represented by the node in column 1 of Fig. 4. 
Performing the M  sub-value iterations for frame v  on a single traffic state ( ),,v v vx r=T C   only requires 
a search over the (scalar) scheduling actions { }0,1jvy ∈  and frequencies jvf ∈ F  at each of the ( )2O M  
nodes in Fig. 4. Therefore, using the proposed decomposition of the monolithic value function update 
significantly reduces the action-selection complexity.  
 
Fig. 4. Decomposition of the monolithic value iteration update. For clarity, we omit the functional dependence of 
the value functions on the current frame set C  and the dependency state vr . 
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3.1.3. Determining the approximately optimal policy 
We define the policy ( ) ( ): , , ,v v v v vrxpi → f yC  as a mapping from the v th frame’s traffic state 
( ),,v v vx r=T C  to a pair of scheduling and frequency vectors ( ),v vf y . If we know the optimal frame-level 
value functions { }, :v gV v∗ ∈ V , then we can determine the optimal action to take in each traffic state, and 
therefore the optimal policy, by finding the scheduling and frequency vectors that optimize (13). However, as 
we discussed earlier, this requires searching over an exponential number of scheduling and frequency vectors. 
Fortunately, it turns out that we can use the sub-value iterations proposed in Section 3.1.2 to find an 
approximately optimal policy. An algorithm for doing this is summarized in Table 4. In Appendix B, we 
discuss the complexity of determining the approximately optimal policy. 
The key idea behind the algorithm in Table 4 is to find the (scalar) scheduling and frequency actions that 
optimize the sub-value functions defined in (15), (17), and (18) for each processor. However, there is one 
complication that must be dealt with before we can do this. Specifically, notice that the sub-value iterations for 
processors { }2, ,j M∈ …  require knowledge of the number of slices that finish decoding on processors 1 
through 1j − , i.e. 1: 1,
1
j v−z . Unfortunately, we need to select the (scalar) scheduling action and processor 
frequency on processor j  before 1: 1,
1
j v−z  is known. To work around this problem, the algorithm in Table 4 
first selects the optimal (scalar) scheduling action and frequency for processor 1. Then, to select the optimal 
(scalar) scheduling actions and frequencies for processors { }2, ,j M∈ … , the algorithm approximates 
1: 1,
1
j v−z  with the floor of its expected value, which depends on the optimal actions selected by processors 1 
through 1j − , i.e. 1: 1, 11: 1, : 1, ,,1: 1, , | ,
1: 1,
1
j v j vj v
v jj vZ − − ∗− ∗
−− ∗    =       yz f
E z .
7
 
  
                                                     
7
 The floor of X , denoted by X   , is the largest integer value that is less than X . 
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Table 4. Determining an approximately optimal policy for frame v . 
1. Input:
 
( ), , ,v v vV x rλ ∗ C  for all gv ∈ V  
 
2. For each C , { }0, ,v vlx ∈ … , and { }0,1vr ∈  
3.  Obtain ( )1 , 1 ,,v vf y∗ ∗  as the argument that maximizes the 1st processor’s sub-value function (Eq. (18)). 
2.  For each { }, ,2j M∈ …  
4.   Approximate 1: 1,
1
j v−z   with 1: 1, 11: 1, : 1, ,,1: 1, , | ,
1: 1,
1
j v j vj v
v jj vZ − − ∗− ∗
−− ∗    =       yz f
E z  
 
Obtain ( ), ,,jv jvf y∗ ∗  as the argument that maximizes  the j th processor’s sub-value function (Eq. 
(15) or (17)) given the optimal future value. 
5.  End 
7.  ( ) ( ), 1: , , 1: , ,, , ,v v v M v M vrxpi ∗ ∗ ∗← yfC  
8. End 
14. Output: ( ), , ,v v vx rpi ∗ C  
3.2. Second-level scheduler 
Given the optimal policies calculated by the first-level scheduler (i.e. ( ), , ,v v vx rpi ∗ C , for all gv ∈ V ), it is 
very likely that slices belonging to different frames in the current frame set will want to be scheduled on the 
same processor in the same time slot, thereby violating the processor constraint defined in (8). To avoid this 
problem, the second-level scheduler determines the final slice-to-processor and frequency-to-processor 
mappings using an Earliest Deadline First (EDF) policy. Specifically, frame ,jv ∗  gets scheduled on processor 
j
 at frequency ,jvf ∗  if ,jv ∗  is the solution to the following optimization: 
 
,
,de
0
c
:
, arg min
jv
v
v y
jv d
∗
∗
≠
= , (19) 
where ,decvd  is the frame’s decoding deadline and ties are broken randomly. 
In addition to ensuring that the processor constraint defined in (8) is satisfied, a key role of the second-
level scheduler is to guarantee that, once scheduled on a processor, a slice remains on that processor until it is 
either completely decoded or it expires. Keeping a slice on one core prevents the system from having to 
migrate a slice decoding task from one processor to another, which can be expensive in terms of delay, 
memory bandwidth, and system energy. 
Finally, if a slice finishes decoding before the first-level scheduler’s time quantum is up, then the second-
level scheduler will start decoding another slice (from the same frame) during the “slack” time, which is the 
time between the beginning of the next time quantum and the time that the originally scheduled slice finished 
decoding. This is analogous to how slack reclamation is commonly used in the power management literature 
(see, e.g., [8][10][11]). That is, typically, an amount of time is allocated to a task based on its worst-case 
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execution time (analogous to the first-level scheduler’s time quantum), and, if the task completes before that 
time (analogous to it finishing before the first-level scheduler’s time quantum is up), then the remaining slack 
time is used to schedule the next task. If there are no schedulable slices available to use the slack, then, similar 
to [3], the second-level scheduler idles the processor at the lowest operating frequency so that we do not waste 
energy. 
In Appendix B, we discuss the complexity of the second-level scheduler. 
3.3. Impact of modeling assumptions on the optimal policy 
In this section, we discuss two major assumptions that slightly increase the power consumption of our 
proposed algorithm relative to the optimal algorithm. 
First, at the first-level scheduler (driven by the MDP model), we assume that only one slice can be 
decoded on each core in each time slot, despite the fact that the second-level scheduler allows additional slices 
to be processed during the slack time. This may cause the first-level scheduler to be slightly more aggressive 
in its selection of processor frequencies than it would be with a more accurate (and more complex) MDP 
model that accounts for multiple slices being scheduled on each processor in each time slot. Consequently, 
more power will be consumed on average than required by the workload. 
Second, we assume that the slices have exponential complexity distributions. This has an interesting 
impact on the temporal selection of operating frequencies when decoding a slice. Suppose that we have T  
time slots of duration t∆  seconds to decode one video slice with random complexity 0W ≥  (cycles). Under 
the exponential complexity model, the probability of decoding a task in any given time slot is a constant 
conditioned on the operating frequency (i.e. it is independent of how many cycles have been processed in 
previous time slots). During the first (respectively, last) time slots spent decoding a slice, the exponential 
model tends to overestimate (respectively, underestimate) the probability of decoding a slice relative to the 
true probability, and therefore tends to select lower (respectively, higher) operating frequencies than are 
optimal. Overall, these policies approximately average out in terms of cycles allocated to decoding the slice 
(relative to the true optimal policy), but end up using more power than necessary (due to the convexity of the 
power-frequency function). We discuss this in more detail in Appendix A. 
4. EXPERIMENTS 
In this section, we describe our experimental framework in detail and evaluate our proposed algorithm. We 
note that we did not have access to a decoder that supports the sophisticated level of slice parallel decoding 
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that our algorithm is designed to exploit. Specifically, the available decoder implementation can decode slices 
belonging to the same frame in parallel, but it cannot decode slices from different frames in parallel. Because 
the latter capability is essential to our proposed algorithm, we use Matlab to evaluate it, instead of the 
MPARM simulator. 
4.1. Experimental framework 
In order to validate our optimized multi-core scheduling approach in Matlab, we use accurate 
profiling/statistics generated from a parallelized H.264 decoder executed on a very sophisticated 
multiprocessor virtual platform simulator. In fact, in this work, we have extended and customized the 
multiprocessor ARM (MPARM) virtual platform simulator [15], which is a complete SystemC simulation 
environment for MPSoC architectural design and exploration. MPARM provides cycle-accurate and bus 
signal-accurate simulation for different processors. In our experiments, we have used the ARM9 Instruction 
Set Simulator as the main core.  In addition, we have customized into MPARM its DVFS figures, number of 
cores, memory latencies, and cache size in order to accurately calculate and report the energy and power 
consumption of the cores and the different memory cache levels for our multimedia benchmark (i.e., H.264). 
In order to run the H.264 decoder for up to CIF resolution on an ARM9 core, we have generated a specific 
experimental setup. In this experimental platform, we have integrated five ARM 9 cores running at a 
maximum frequency of 500MHz with DVFS support for each core (125MHz, 166MHz, 250MHZ at 1.07V 
and 500MHZ at 1.6V).  These multiple processing cores replace the co-processing units, namely, the GPU, the 
DSP and the hardware acceleration featured in recent MPSoC models. Each of the processing cores has private 
32KB L1 instruction and data caches. Moreover, we have also integrated 512KB of L2 cache memory that is 
shared between all the cores and connected to the main memory via an AMBA interconnection bus. The main 
memory is divided into private memory and shared memory. The private memory is L1 and L2 cacheable and 
the shared memory is only L2 cacheable. The synchronization between different cores is implemented with 
semaphores. The hardware configuration of our MPARM-based virtual platform is illustrated in Fig. 1 
(Section 2).  
We have used a real time operating system RTEMS (Real-Time Executive for Multiprocessor Systems) 
[16] in order to have multitasking execution on our MPARM multi-core experimental platform. Our optimized 
multi-core scheduling framework requires accurate statistics data output for each task (i.e., slice). Therefore, 
we have added an API that is able to create different interrupts from the application layer to the hardware layer 
for requesting a statistics record. This new API records, on select parts of the code, the execution time and the 
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power consumption of the CPU, the instruction cache, the data cache, and the L2 cache. All of the statistics 
related to each task are then stored in a file. 
For our multimedia benchmark, we have used the Joint Model reference software version 17.2 (JM 17.2) 
of an H.264 encoder. To support simple slice-level parallelism, we modified the H.264 decoder by allocating 
parts of the data to the shared memory instead of the private memory such that it is accessible from all the 
cores. We have then implemented our own memory management API (i.e., malloc, calloc, and free) for the 
MPARM shared memory. Finally, we have added a few instructions in the decoder code that tell us which part 
of the application is running on each core. We have then divided the decoder into three main tasks: the first 
task handles the parsing of the input video bit-stream to slices. This task is assigned to the master core (core 1). 
Then, the second task decodes the slices mapped by the master core. Slave cores process these slices in 
parallel. Finally, as a third task, the de-blocking filter is applied on the decoded slices. This last task was 
assigned to the master core. We use the developed API to record statistics for each task. Moreover, it also 
provides detailed statistics for each decoded slice, namely, the execution time, estimated power consumption 
figures, the slice index, the frame index, the GOP index and the assigned core. All these generated profiling 
data for each slice is then ported to Matlab and used as input into our algorithm to populate the expected power 
function and slice decoding complexity distributions. Since the MPARM experimental platform was only used 
to generate accurate profiling data, we have implemented a simple static scheduling algorithm to map the 
slices to the slave cores. 
To generate our experimental results, we implemented the two-level scheduling algorithm proposed in 
Section 3 in Matlab. This algorithm, together with the slice-level data traces recorded from MPARM, allowed 
us to determine on-line scheduling and DVFS policies for the Silent and Foreman sequences (CIF resolution, 
30 frames per second, 8 slices per frame) with an IBPB GOP structure as illustrated in Fig. 2. In our Matlab 
simulations, we assume a time slot duration of 1/90 s, which is one-third of the frame period.  We divide each 
GOP into 12 current frame sets to capture the dependencies among frames. These 12 current frame sets are 
generated from the four unique current frame sets given in example 1 (Section 2.2) by repeating each for three 
consecutive time slots.8 The system, application, and other parameters used in our experiments are given in 
Table 5. Importantly, although our MDP model assumes that the slice decoding complexities are exponentially 
                                                     
8
 In example 1 (Section 2.2), the time slot duration was equal to the frame duration (i.e. 1/30 s). Because we are now using a time slot duration equal to 
one-third of the frame duration (i.e. 1/90 s), we must repeat each of the current frame sets in example 1 three times. 
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distributed, we use the actual slice decoding times from the MPARM simulator when we simulate the 
scheduling and DVFS policies. 
Table 5. Simulation parameters.  
Parameter Value(s) 
No. slave cores (M ) 1, 2, 4, 8 
Frequency set (F ) {125, 166, 250, 500} MHz 
Sequence Foreman (220 frames), Silent (300 frames) 
Resolution CIF (352 x 288) 
GOP Structure ‘IBPB’ 
Frame rate 30 frames per second 
Time slot duration 1/90 s 
No. current frame sets 12 
No. slices per frame 8 
Lagrange multiplier (λ ) 0, 50, 100, 200, 400, 800 
4.2. Trade-off between power consumption and Quality of Service 
The optimization proposed in (8) allows the system to trade-off power consumption and a QoS metric, 
namely, the slice decoding rate, which is roughly proportional to the frame rate. This trade-off can be made by 
adapting the Lagrange multiplier λ  in the cost function defined in (9). Intuitively, small values of λ  lead to 
scheduling and DVFS policies that favor power conservation over QoS, whereas larger values of λ  lead to 
policies that favor QoS over power consumption. Fig. 5 shows the trade-off between the average power 
consumption and average frame rate for the values of λ  given in Table 5 and M = 1, 2, 4, and 8 processors.  
Fig. 5(a) and Fig. 5(b) show the average power consumption per core versus the average decoded frame 
rate for the Foreman and Silent sequences, respectively. The power-QoS pairs in the lower left of these two 
figures occur when 0λ =  and correspond to a scheduling policy that never schedules any tasks and a DVFS 
policy that always selects the lowest operating frequency, thereby achieving a QoS of zero frames per second. 
The minimum power consumption per core, which is approximately 20 mW, is due to leakage power. If we 
were to introduce DPM into our optimization framework, then this minimum power would be significantly 
lower. Clearly, as λ  increases, the QoS is improved at the expense of power; as the number of processors 
increases, less power is required per processor to decode at a given QoS; and, depending on the video source 
characteristics (e.g. Foreman vs. Silent), the achievable QoS varies for a given power consumption (in this 
case, Silent receives a higher QoS than Foreman for the same power consumption because Silent is a lower 
activity sequence).  
Fig. 5(c) and Fig. 5(d) show the average total power consumption versus the average decoded frame rate 
for the Foreman and Silent sequences, respectively. It is interesting to note that, as the decoded frame rate 
decreases, having less processors results in less overall power consumption. This is due to the large leakage 
power incurred by each processor, which, as mentioned before, could be significantly reduced using DPM in 
addition to DVFS. 
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Fig. 5. Power consumption versus the average decoded frame rate for CIF resolution sequences. (a,b) Average 
power consumption per core versus the average decoded frame rate. (c,d) Average total power consumption versus 
the average decoded frame rate. 
 
It is clear from Fig. 5 that the proposed scheduling algorithm exploits the loss-tolerant nature of video 
decoding tasks to achieve lower decoded frame rates when the energy-budget does not allow for full frame rate 
decoding. An important question is whether or not the algorithm could do significantly better. In the next 
subsection, to answer this question, we look at some statistics on which frames miss their deadlines most 
frequently. 
4.3. Display deadline miss rates 
 
Fig. 6. Fractions of I, P, and B frames that miss their display deadline as a function of the parameter λ
 
for CIF 
resolution sequencies. (a,b,c,d) Results for the Foreman sequence with M = 1, 2, 4, and 8 processors, respectively. 
(e,f,g,h) Results for the Silent sequence with M = 1, 2, 4, and 8 processors, respectively. 
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Fig. 6 shows the fractions of I, P, and B frames that miss their display deadline as a function of the 
parameter λ  (for the values of λ  listed in Table 5). The results show that the proposed on-line scheduling and 
DVFS optimization has a very desirable property: as minimizing power becomes more important (i.e. λ  
decreases), B frames are the first to miss their deadlines, followed by P frames, and then I frames. In other 
words, due to the smart scheduling algorithm, the QoS (i.e. frame rate) decreases slowly with the power 
consumption. In contrast, a scheduling policy that allows P frames to be lost before B frames, or I frames 
before P frames, is inherently suboptimal because a deadline miss by one I or P frame induces deadline misses 
of dependent frames, adversely impacting the QoS. 
4.4. Impact of video resolution 
The frame size will impact the system performance and power consumption in a several important ways. To 
demonstrate, we have included simulation results for QCIF resolution videos in Fig. 7 and Fig. 8, which 
complement the simulation results for CIF resolution sequences in Fig. 5 and Fig. 6. Fig. 7 shows the trade-off 
between the average power consumption and average frame rate for 
{ }0,3,6,12,25,50,100,200,400,800,1600,3200,6400λ ∈ . Fig. 8 shows the fractions of I, P, and B frames that 
miss their display deadline as a function of λ . Comparing Fig. 7 and Fig. 8 (QCIF resolution) to Fig. 5 and 
Fig. 6 (CIF resolution), we observe: 
1. For a fixed number of cores and a fixed frame rate, increasing the video resolution requires 
higher power consumption. Alternatively, for a fixed number of cores and a fixed power 
consumption level, increasing the video resolution will decrease the frame rate. This is because higher 
resolution frames have higher decoding complexity (proportional to the resolution). 
2. For a fixed frame rate constraint, the number of cores required to achieve the lowest total power 
consumption increases with the video resolution. For QCIF resolution videos, Fig. 7(d) shows that 
at frame rates below 15 frames per second (fps) the minimum total power consumption is achieved by 
1 core, while above 15 fps the minimum power consumption is achieved by 2 cores. Moreover, using 
4 or 8 cores wastes energy because the additional cores consume leakage power, but provide more 
resources than are necessary to achieve full QoS at QCIF resolution. For CIF resolution videos, Fig. 5 
shows that 1 core achieves minimum total power for frame rates below 5 fps, 4 cores achieves 
minimum power for frame rates between 5 and 25 fps, and 8 cores achieves minimum power for 
greater than 25 fps. 
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3. Higher resolution frames can be partitioned into more slices, enabling more efficient use of 
available cores (i.e. higher frame rates and lower power consumption). In the simulation results 
illustrated in Fig. 7 and Fig. 8, each QCIF resolution frame is partitioned into 4 slices, while in Figures 
5 and 6, each CIF resolution frame is partitioned into 8 slices. The improved efficiency achieved by a 
large number of slices in the CIF resolution video – enabled by improved load balancing – is 
responsible for the phenomenon described in point 2 above (i.e., the fact that using more cores can 
actually reduce the total power consumption required to achieve a fixed frame rate). 
 
 
 
Fig. 7. Power consumption versus the average decoded frame rate for QCIF resolution sequences. (a,b) Average power 
consumption per core versus the average decoded frame rate. (c,d) Average total power consumption versus the average 
decoded frame rate. 
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Fig. 8. Fractions of I, P, and B frames that miss their display deadline as a function of the parameter λwith M = 1, 2, 4, 
and 8 processors. (a,b,c,d) QCIF resolution Foreman sequence. (e,f,g,h) QCIF resolution Silent sequence.
 
 
4.5. Experimental comparison 
In Fig. 9, we compare our proposed algorithm (with 400λ = ) to the so-called Optimum Minimum-Energy 
Multicore Scheduling algorithm (OPT-MEMS [3]), and to a modification of our algorithm (with 400λ = ) 
where we require all processors to operate at the same frequency (i.e. coordinated DVFS). We note that [3] 
supports both DPM and coordinated DVFS; however, we only compare against the DVFS part to achieve a fair 
comparison.9 As in [3], we switch idle processors to the minimum frequency to avoid wasting energy. 
OPT-MEMs uses a frame’s worst-case execution complexity and its deadline to determine a DVFS 
schedule that multiplexes between two frequencies in time in order to execute exactly the worst-case number 
of cycles before the task’s deadline. There are four important limitations of OPT-MEMS. First, OPT-MEMS is 
myopic because it does not consider characteristics and requirements of future tasks (e.g. deadlines, 
complexities, dependencies) when deciding the DVFS schedule for the current task. Myopic DVFS schedules 
are known to be suboptimal [20]. Second, OPT-MEMS does not provide a scheduling technique to allocate 
tasks to processor cores; instead, it assumes that each task is perfectly divisible among an arbitrary number of 
cores (i.e. it uses a fluid model). This corresponds to the case of perfect load balancing, which can only be 
achieved in practice if the number of slices per frame is exactly the number of cores, and each slice has exactly 
                                                     
9
 Although DPM can be integrated into our proposed solution, we omitted it in this report to simplify the exposition. We leave the integration of DPM 
into our framework as future research.  
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the same decoding complexity.10 Third, OPT-MEMS does not provide a mechanism for scheduling slices 
belonging to different frames at the same time. This leads to some inefficiency because fully parallelized 
decoding (which appropriately accounts for frame dependencies) is not possible. Forth, OPT-MEMS uses 
coordinated DVFS, i.e. it assumes that all processor cores operate at the same frequency. This leads to 
inefficiency in practice because tasks cannot be perfectly load balanced.  
As illustrated in Fig. 9(a) and Fig. 9(b), for M = 1 or 2 processors, all algorithms achieve approximately 
the same frame rates and power consumptions for a given sequence. This is because, even at the highest 
operating frequency, there are not enough resources to decode all frames. For M = 4 or 8 processors, Fig. 9(a) 
and Fig. 9(b) show that all algorithms achieve the full frame rate (or very close to the full frame rate); 
however, Fig. 9(c) and Fig. 9(d) show that the proposed algorithm achieves lower overall power consumption.  
For M = 4 cores, the proposed algorithm reduces power by approximately 24% for Foreman and 36% for 
Silent, relative to OPT-MEMS. For M = 8 cores, the proposed algorithm reduces power by approximately 12% 
for Foreman and 24% for Silent, relative to OPT-MEMS. The improvements are more modest for M = 8 cores 
because each core runs at a much lower operating frequency than with M = 4 cores, so there is less opportunity 
to reduce power consumption. It is noteworthy that the change in power consumption between the OPT-
MEMS and coordinated DVFS algorithms is largely due to the MDP-based optimization, whereas the change 
in power consumption between the coordinated DVFS and proposed algorithms is largely due to independent 
DVFS frequencies for each core (however, the MDP-based optimization and the gains due to independent 
DVFS frequencies are not completely separable). 
                                                     
10
 More precisely, OPT-MEMS defines a speed-up factor [ ]S j  to describe the speed-up achieved (relative to 1 core) when there are j  cores available. 
If a task that takes w  cycles on one core is executed in parallel on j  cores with a speed-up of [ ]S j , then the task can be executed within 
/ [ ]w S j    cycles. We assume that [ ] 1S j =  in our comparison, which implies perfect load balancing. 
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Fig. 9. Experimental comparisons on M = 1, 2, 4, and 8 processors. (a,b) Average decoded frame rates for Foreman 
and Silent, respectively. (c,d) Average total power consumption for Foreman and Silent, respectively.  
5. CONCLUSION 
We propose a Markov decision process based on-line scheduling algorithm for slice-parallel video 
decoders on multicore systems. Solving for the optimal on-line scheduling and DVFS policy requires 
complexity that exponentially increases with both the number of processors and the number of frames in a 
short look-ahead window used by the scheduler. To mitigate this complexity, we proposed a novel two-level 
scheduler. The first-level scheduler determines scheduling and DVFS policies independently for each frame 
and the second-level decides the final frame-to-processor and frequency-to-processor mappings at run-time, 
ensuring that certain system constraints are satisfied. We validated the proposed algorithm in Matlab using 
accurate video decoder trace statistics generated from a parallelized H.264 decoder that we implemented on a 
cycle-accurate MPARM simulator. Our experimental results indicate that the proposed algorithm effectively 
trades-off power consumption and QoS by ensuring that a limited energy-budget is allocated to decoding the 
most important frames (e.g. I and P frames) before the less important frames (e.g. B frames). 
In future work, we plan to integrate the proposed two-level scheduler into the MPARM simulator, first by 
creating a “hook” between the simulator and Matlab, which will allow us to control the scheduling and DVFS 
actions at run-time with our Matlab code, and later by actually implementing the two-level scheduler on the 
master core, which will allow us to measure the impact of the scheduler’s overheads on the system’s 
performance. We also plan to integrate DPM into the proposed solution to achieve even lower power 
consumption.  
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APPENDIX A: IMPACT OF THE EXPONENTIAL ASSUMPTION 
In this appendix, we first describe why we make the exponential assumption. We then provide some analysis 
to explain the impact of the assumption on the optimal policy. We will refer to Fig. 10 throughout our 
discussion. 
 
 
Fig. 10. (a) General complexity distribution. (b) Exponential complexity distribution. 
 
Why model the complexity distribution as an exponential? 
Suppose that we have T  time slots of duration t∆  seconds to decode one video slice with random 
complexity 0W ≥  (cycles). Note that the deadline information is embedded in the transition of the current 
frame sets. Let ( )Wh w  denote the probability density function (PDF) of W  and 0( ) ( )
w
x
W WH w h x dx=
= ∫  denote 
the cumulative density function (CDF) of W . In time slot 1, we decode the slice at frequency 1f  for t∆  
seconds, executing a total of 1 1w tf= ∆  cycles. The probability that the slice is decoded in time slot 1 is 
1 1( ) ( )W WH w H f t∆= ; meanwhile, the probability that the slice is not decoded in time slot 1 is 
1 11 ( ) 1 ( )W WH w H f t− − ∆= . In the special case that W  is exponentially distributed with parameter 1 / β , i.e. 
1 1
( ) expWh w w
β β
 = −    
, we have: 
1 1
1
( ) 1 expWH w w
β
 = − −    
 and 1 1
1
1 ( ) expWH w w
β
 − = −    
. 
 
If the slice is not decoded in time slot 1, i.e. 1W w> , then, in time slot 2, we decode the slice at a frequency 
2f  for t∆  seconds, executing 2f t∆  additional cycles. The conditional probability of successfully decoding the 
slice in time slot 2, given that it was not decoded in time slot 1 (i.e. 1W w> ), is  
w w
( )
W
h w ( )Wh w
1w 2w 3w 1w 2w 3w
1( )WH w
1( )WH w
1f t∆ 2f t∆ 3f t∆ 1f t∆ 2f t∆ 3f t∆
max
wminw
Page 34 of 38 
 
2
1
2 1
1
( )
( | )
1 ( )
w
x w
W
W
W
h x dx
H w W w
H w
=> =
−
∫
 
where 2 1 2tw f f t∆= + ∆  denotes the cumulative cycles executed over time slots 1 and 2. Clearly, for a general 
complexity distribution, the conditional probability of decoding a slice in time slot 2 depends on 1w , which is 
the number of cycles processed in time slot 1.  More generally, the conditional probability of decoding a slice 
in time slot t  depends on 1tw − , which is the cumulative number of cycles processed in time slots 1 through 
1t − .  
As shown above, for general complexity distributions, the decoding probabilities for a slice depend on 
how much that slice was decoded in previous time slots. Consequently, if we use general complexity 
distributions for the video slices in our MDP framework, then we need to keep track of the number of 
cumulative cycles processed for every slice in every frame in order to accurately model the slice decoding 
probability. This requires many additional state variables (one for each slice), making the energy-efficient 
multicore scheduling problem computationally intractable. However, in the special case that W  is 
exponentially distributed, the conditional probability of decoding a slice in time slot t  simplifies to:  
 ( )11 1
1
1 1
exp
1 1
( | ) 1 exp 1 exp
1
exp
t
t
W
w
x w
tt t
t
tt
x dx
H w W w w f tw
w
β β
β β
β
−
− −
−
=
 −          > = = − − − = − −          − 
∆
 
∫
, 
which is independent of 1tw −  by the memoryless property of the exponential distribution. In this special case, 
the probability of decoding a slice in any time slot is always the same (conditioned on the operating 
frequency), so we do not need to maintain any additional state variables. This is why we chose to model the 
complexity W  as an exponential with expected value [ ]EW β= , where, in our experiments, we set  β  to the 
expected value of the true complexity distribution. 
How does modeling the complexity distribution as an exponential impact the final policy? 
As before, assume that we have T  time slots of duration t∆  seconds to decode one video slice with 
random complexity 0W ≥  (cycles). Further assume that the slice decoding complexities are bounded in the 
interval ,min maxw w    for max0 minw w≤< < ∞ , which is true in practice. Consider the conditional probability 
of decoding a slice in time slot t  given that it was not decoded in time slots 1 through 1t −  (i.e. 1tW w −> ): 
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∫
. 
What happens to 1( | )W t tH w W w −>  if  mt axw w≥ ? 
• Under the true distribution of W , if t maxw w≥ , then 1( | ) 1W t tH w W w −> = . In other words, the slice 
is guaranteed to finish decoding in time slot t .  
• Under the exponential model of W , if mt axw w≥ , then 1 1( | ) ( ) 1W t t W t tH w W w H w w− −> = − <  for 
finite tw . In other words, under the exponential model, there is a finite probability that the slice will 
not finish decoding in time slot t . Consequently, for time slots t  near the deadline T  (where it is 
most likely that t maxw w> ) the optimal policy may11 be more aggressive than it needs to be because it 
believes that there is a finite probability of failing to decode the slice (which can possibly incur large 
costs due to losses of child frames). This aggressive policy may use a higher processor frequency and 
more power than would be optimal using the true distribution of W . 
What happens to 1( | )W t tH w W w −>  if t minw w< ? 
• Under the true distribution of W , if t minw w< , then 1( | ) 0W t tH w W w −> = . In other words, the slice 
will not finish decoding in time slot t . 
• Under the exponential model of W , if 0 t minw w<≤ , then 1 1( | ) ( ) 0W t t W t tH w W w H w w− −> = − > . 
In other words, under the exponential model, there is a finite probability that the slice will finish 
decoding in time slot t . Consequently, for time slots t  near time slot 1 (where it is most likely that 
t minw w< ) the optimal policy may be more conservative than it needs to be because it believes that 
there is a finite probability of decoding the slice. This conservative policy may use a lower processor 
frequency and less power than would be optimal using the true distribution of W . 
From the above, we can see that using an exponential model of slice decoding complexity may result in an 
unnecessarily conservative policy in early time slots and an excessively aggressive policy closer to the 
deadline. Overall, these policies approximately average out in terms of cycles allocated to decoding the slice 
(relative to the true optimal policy), but end up using more power than necessary (due to the convexity of the 
power-frequency function).  
                                                     
11
 We say that the policy “may” deviate from optimal because, given the discretized set of processor frequencies, it is not always guaranteed to deviate 
from the optimal solution. 
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APPENDIX B: COMPUTATIONAL OVERHEADS 
There are four components of the proposed algorithm that incur overheads: 
1. Offline: Frame-level value iteration at the first-level scheduler (i.e. Table 3) with decomposed value 
iteration update (see Section 3.1.2). 
2. Offline: Determining an approximately optimal policy for each frame (i.e. Table 4). 
3. Online: Policy look-up. 
4. Online: Second-level scheduler (see Section 3.2). 
The first two components are performed offline, so their overheads will not impact the online system 
performance. The second two components are performed online, but are light-weight so they require little 
overhead. For completeness, we discuss the computation overheads of each component below: 
Offline: frame-level value iteration at the first level scheduler 
The proposed frame-level value iteration algorithm requires computing a value function ( ), ,v v vV x rC  for 
each frame v  in the group of picture structure gV. For a single frame v , one iteration of the algorithm requires 
looping through C  current frame sets,  max 1l +  possible buffer states (a maximum of maxl  slices per frame), 
and two (2) dependency states (i.e. dependencies satisfied or not). For each current frame set C , buffer state 
vx , and dependency state vr , the algorithm proceeds in M  stages, which we refer to as sub-value iterations. 
The sub-value iteration at processor M  requires searching over (a maximum of) M  possible previously 
decoded slices, F  processor frequencies and two (2) scheduling actions (i.e., 0 or 1 slice scheduled) and, for 
each possible combination, requires computing an expectation over two (2) possible departures (i.e., 0 or 1 
slice decoded) and a sum over the value functions of frames that are children of frame v  (say U  children). The 
sub-value iterations for processors 1 through 1M −  have the same complexity as the sub-value iteration at 
processor M , except that they do not require computing a sum over the value functions of child frames. 
Hence, performing I  iterations of frame-level value iteration to compute ( ){ }, , :v v v gV x r v∀ ∈ VC  requires a 
number of operations proportional to 
( )2 max 22 · · · · · ·(2( ) · )1gO FC lI M U+ +V  
In the experimental results, we consider a four frame group of picture structure (i.e. 4g =V ), twelve current 
frame sets (i.e. 12C = ), eight slices per frame (i.e. 8l = ), four operating frequencies (i.e. 4F = ), up to eight 
processors (i.e. 8M = ), and up to two child frames (i.e. 2U = ). In our experiments, the frame level value 
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iteration algorithm required at most seventeen iterations to converge (i.e. 17I = ). Hence, the number of 
operations to determine the optimal value function is approximately 2 22 ·17·4· · ·4·1 (2·8 2) 152755202 (8 1) + =+ . 
Offline: Determining an approximately optimal policy for each frame 
The proposed algorithm for determining an approximately optimal policy for frame v  requires computing 
( ), , ,v v vx rpi ∗ C  given ( ), , ,v v vV x rλ ∗ C , which was computed above. For a single frame v , this requires looping 
through C  current frame sets,  max 1l +  possible buffer states, and two (2) dependency states. For each current 
frame set C , buffer state vx , and dependency state vr , we need to determine ( ), ,,jv jvf y∗ ∗   for all 
{ }, ,1j M∈ …   (i.e. the optimal frequency and scheduling action at each processor). For processor 1, we find 
( )1 , 1 ,,v vf y∗ ∗
 
as the argument that maximizes the right-hand side of the sub-value iteration at processor 1 in (18)
: this requires looping through F  processor frequencies and two (2) scheduling actions, and, for each possible 
combination, requires computing an expectation over two (2) possible departures. For processors 
, 12, Mj … −= , we find ( ), ,,jv jvf y∗ ∗
 
as the argument that maximizes the right-hand side of the sub-value 
iteration in (17): this requires the same complexity as for processor 1, plus an additional expectation 
calculation over two (2) possible departures. Finally, for processor M , we find ( ), ,,jv jvf y∗ ∗  as the argument 
that maximizes the right-hand side of the sub-value iteration in (15): this requires the same complexity as for 
processors , 12, Mj … −= , plus a sum over the value functions of frames that are children of frame v  (say U  
children). Overall, computing the policy for each frame requires a number of operations proportional to 
( )( )max 2· · · · 2 · · 2·( 1)2 1) 2·( ·g Ml F M UO C F+ + − +V . 
Using the parameters of our experiments, the number of operations to determine the policy is approximately 
( )2·4· · · 4·8·4 2·4·2 2·(812 ( 1) 1365128 1) + + − =+ . 
Online: policy look-up 
Online, we use the policy  ( ), , ,v v vx rpi ∗ C , which was computed above, as a look-up table to determine 
( ) ( )1: , , 1: , , ,, ,,M v M v v v vx rpi∗ ∗ ∗=yf C
 
(i.e. the optimal frequency and scheduling actions for each processor) for all 
C  frames in the current frame set C . Assuming that one table look-up takes (1)O , then, in each time slot, we 
incur an overhead of ( )O C  to access the policy look-up tables for each frame in the current frame set C . 
Page 38 of 38 
 
Online: Second-level scheduler 
On each of the M  processors, the second-level scheduler uses an Earliest Deadline First policy to determine 
which of the C  frames in the current frame set C  get scheduled. This incurs complexity overheads ( )O CM . 
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